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Abstract -For the first time trench sidewall effective electron 
mobility (pa) values were determined by using the split 
capacitance-voltage (CV) method for a large range of 
transversal effective field (Ecm) from 0.1 up to 1.4 MVIcm. The 
influences of crystal orientation, doping concentration and, for 
the first time, temperature were investigated. In conclusion, the 
results show that (1) the split CV method is an accurate method 
for determining hdEa) data in trench MOSFETs, (2) the (100) 
pa data approach published data of planar MOSFETs for high 
E.,, and (3) the mobility behaviour can be explained with 
generally accepted scattering models for the entire range ofEcR. 
The results are important for the optimisation oftrench power 
devices. 
I. Introduction 
For trench MOSFETs the specific on-resistance is an 
important parameter. Since the channel resistance (Kh) forms 
a substantial contribution to the 5,,,. in a low-voltage (LV, 
6 O V )  trench MOSFET, the inversion layer electron mobility 
per along the trench side wall is important. Although much 
research was done on pen in planar MOSFETs [I], relatively 
.n+-source ni-drain , 
Fig. I :  SEM photograph o f  a bench suucture used for determining the 
sidewall mobility. The current flow (from drain to source) is indicated 
with the arrow. Lrh is the total distance from drain to source along the 
trench surface. Z ~ S  is the distance perpendicular to the photo. The trench 
depth and width are 2.9 and 2.2 pm, respectively. 
little is known about it in trench structures: only for trenches 
with non-rectangular shapes [2], or for a small range of 
effective electric fields (E,py) [3]. These results of different 
authors are not consistent [2-51 and they all approximated the 
inversion charge (QinV) and depletion charge (Qdep) instead of 
measuring it. 
In this work, for the first time trench sidewall pen data are 
determined by using the split CV method [6] for a large range 
of Edf from 0.1 up to I .4 MVIcm. The influences of crystal 
orientation, doping concentration ma) and, for the first time, 
temperature (T) were investigated, that are all important for 
power devices. 
This paper is divided in the following parts. In section II 
some basic theory is described, followed by section 111 with 
the experimental setup. In section IV the results are 
discussed. Finally, in section V the conclusions are presented. 
11. Theory 
Since during on-state conduction of a MOSFET the electron 
flow along the channel has a non-uniform distribution in 
depth perpendicular to the Si/Si02 interface, the electron 
mobility varies in depth. Consequently, the measured 
mobility is formed by an average or effective mobility (pee): 
where Lch is the channel length, as determined from SEM 
pictures of actual cross-sections (e.g. Fig. 1) and Zch is the 
channel width. Note that values of concentration, charge and 
capacitance are conveniently expressed per unit area, unless 
stated else. 
The majority of the electrons in the inversion layer 
experience an average or effective electric field (Een): a few 
electrons closest to the Si/Si02 interface experience the 
maximum electric field of (Qd.P+Q,.v)/&s,, where is the Si 
dielectric constant, and some, in the bulk, experience an 
electric field of QdJES,. In the literature [1],[7],[8] it was 
shown that b4~ follows a universal behaviour independent of 
substrate bias, oxide thickness (b.) or N. (the latter for high 
EeR) if it is described as a function of EeR defined by: 
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Fig. 2: Experimental setup for split CV method. For negative gate bias, 
the trench surface is in accumulation, and the ac-signal on the gate is 
compensated by holes at the surface, resulting in a substrate hole current 
(id). For inversion (positive gate bias) an inversion layer forms and Ihe 
charge an the gate is compensated by electrons, resulting in electron 
source-drain current (i,). Hole transport determines QkD, electron 
transport determines Q,*. 
where 9 is a parameter depending on the surface orientation. 
For { 100) sidewall orientation q=1/2 and for { 1 IO} sidewall 
orientation q=1/3 [ I ] .  
According to Eq.( 1) pCs can be determined by measuring KI, 
and QlnV. The former can be extracted by using current- 
voltage measurements, the latter by using CV measurements, 
both for different gate biases and hence, different EcE. 
However, since Een should be known both Qlnv and QdeP 
should be determined separately (Eq.(2)), which is important 
for low Em. Therefore, for this work the split CV method [6 ]  
was used (Fig. 2). 
With this method the gate bias voltage (V& on which a 
,small AC signal is superposed, is varied from the 
accumulation to the inversion regime. This total gate signal 
induces a small signal current flowing through the source- 
drain (iSd) and the substrate (irub) that can be separately 
monitored. To determine isub, the source and drain were 
connected to the ground and while the gate bias is swept from 
accumulation to inversion, i,b is monitored. For determining 
Trench 
arrav \ 
Fig. 3: Trenches perpendicular to the tlat (right) have a cl 10, sidewall 
orientation. Rotation o f  the trench array over an angle of 45" leads to 
trench sidewalls with a <loo> orientation (upper left). 
id, the current was monitored at the source-drain terminals 
while the substrate was grounded and the same V, sweep was 
given. During accumulation isub is formed by the hole C U I I ~ L  
flowing from the substrate towards the trench. Since there a,* 
no electrons, ird was negligible. In depletion bias both carricr~: 
are present: electrons coming from the nt source-drab 
implants, start to form an inversion layer, inducing an i: 
current. During this situation the electron screening of thc 
bulk is not complete and the depletion layer is still increasint 
thereby generating a hole current irub towards the substrate 
Finally, in the inversion regime electrons are the majorit; 
carriers at the trench and the gate signal induces variations i r  
the electron density only. The electrons come exclusivel; 
from the n' source-drain islands, leading to an electrot 
current id. iruh and id are related to Qdrp and Qi.> 
respectively. 
Hence, 
and 
where Cruh and Cd denote the capaltancesextracted from th. 
hole and electron currents, v, is the small signal gate bias ann 
w is the frequency. The flat-band voltage VFB was determine 
by calculating the flat-band capacitance [9] and locate t h  
corresponding voltage experimental CV curves, measured 01 
the same test structures. 
111. Experimental setup 
1 mm wide trench NMOS structures were designed (Fig.1) h 
a {loo} and { I  I O }  sidewall orientation (Fig.3), embedded in 
a uniform p-type epilayer, with N. ranging from 5.1016 tc 
5.10" The trenches were made in 4 different depths an, 
5 different widths. The &, of the structures was about 40 nm 
Extensive resistance (at drain-source voltage Vd,=50 mV) an' 
capacitance measurements were done to extract the k 4 E . i ~  
data. To eliminate the parasitic elements, such as the bont 
pad, a differential measurement method was used: b 
assuming that the parasitic elements are equal for all te: 
structures, the change in the measurements are only due to i 
change in trench depth or width. To decrease the effect c 
measurement errors in the trench sizes and average 01: 
effects due to bottom curvature, measurements we1. 
performed on all test structures and the relevant parametcl 
were extracted by using a two dimensional least squares fit. 
Fig. 4 shows an example of the extracted substrate an< 
source-drain capacitance (Csuh and Cd, resp.) after using t k  
differential method. For this example the trench orientation i 
{ 1 IO}, N.=5.10" cm-3 and T=298 K. Qdep and Q,"" are a h  
indicated in the figure. These were determined by usini 
Eqs.(3) and (4). 
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IV. Results and discussion 
For examining pee, variations in N., T and sidewall 
orientations were done in order to extract different scattering 
mechanisms. Fig. 6 shows pee as a function of Eee for 
different N. and sidewall orientations (T=298K). For these 
{loo) and { I l O )  data q=1/2 and 113 were taken, 
respectively. Consequently, for both sidewalls peR shows a 
universal behaviour for different N. for intermediate and high 
E,n values [7]. For comparison the widely used universal 
mobility curve for planar (100) MOSFETs [IO] has been 
drawn, which shows that the { 100) pee data are in agreement 
with this curve except for E,&6.10' V i m .  This deviation can 
be amibuted to Coulomb scattering, which can be divided in 
the interface charge scattering [ I ]  and ionised impurity 
scattering [7]. Increase of both scattering mechanisms leads 
to mobility reduction. The difference in k e  for E,R<6:10S 
V/cm for various N. (and a particular orientation), shown in 
Fig. 6, is due to ionised impurity scattering which is 
proportional to N.. The interface charge scattering is 
proportional to the interface charge density (NIT). For { 100) 
sidewall NlT=4.6.10'0 cnY2 was extracted which is quite high 
in comparison with { 100) planar MOSFETs (-2.0.10" 
which could explain the differences between the measured 
kA(Een) for { 100) trenches and the universal mobility curve 
for {loo) planar MOSFETs. The reason why the { 100) kR 
data are higher than the { 1 I O )  perr data is due to the reduced 
phonon scattering, which is crystal orientation dependent 
[1],[1 I],  and due to better interface properties 
~ I T 1 ' ~ J < N , T 1 1 ' 0 ' = 5 , 9 ,  IO" cm-2 and less surface roughness 
scattering). Fig. 7 shows the experimental p , ~  data for { 100) 
and { 1 I O )  sidewalls, resp., for different T and N.=lO'' cm". 
By incorporating models for interface and impurity charge 
scattering [ I  I], phonon scattering [ I  I], [12], including the 
phenomenon of band splitting, and surface roughness 
scattering [I31 for both orientations a perfect description for 
the functional behaviour of k,dE,e,T) could be obtained. The 
{ 100) pee data show a larger temperature dependence for the 
complete E,* range, which can be examined more carefully 
by taking the data from Fig.7 for a high E,,,=0.8 MV/cm 
(Fig.8). 
~5 v:. 16 
Gate voltage V, M 
Fig. 4: Measured capacitance data using the split-CV method the gate 
capacitance C, (shown dashed) is divided in a substrate capacitance C& 
and a source drain capacitance C,. The charges QbD and Q,m are 
calculated from the measurement data according to Eqs. (3) and (4) and 
are indicated by the shaded areas. The flat-band voltage Vw i s  also 
indicated in the figure. Measurements shown are for a {I I O )  sidewall, 
N,=5.10" cm-' and T=298 K. The CUNVCS shown have been corrected far 
parasitic effccts. The applied frequency was 15kHz. 
Fig. 5 shows that the measured Qdep for N,=IO1' cm3 can 
analytically be described by Qdep  = [9], where w is 
the surface potential, which attains a maximum at the onset of 
strong inversion. The Qdep measurements show a slight 
increase after the onset of strong inversion (V,=2V) because 
of incomplete screening by the inversion layer. The higher 
Q,nv in Fig. 5 for { 100) sidewalls is mainly due to a different 
tax. For the analysis QSnv = "- . (v8.vrH) was used, where is 
the oxide dielectric constant and f is 43 and 40 nm for 
{ I  I O )  and { loo} sidewalls, respectively, which were 
determined from TEM measurements. Fig.5 shows that Qdcp 
is important for V, of about IOV and less. It can be derived 
from Eq.(2) that V,=lOV yields an Eeeof 5.10' V/cm, which 
is quite high (see e.g. Fig.7). Moreover, the analytical data 
differs from the experimental data by -10-20% both in QdFp 
and Q,.". This implies that for determining ECR and 
consequently pcdEee), it is essential to use the split CV 
method. Further, from the analysis it can be concluded that 
the experimental data are realistic. 
1". 
1 ' 2 OE-06 [ N ~ = I . I O ' ~  cm.' 
/T=298K A P 
Gate voltage V, (V )  
Fig. 5: Measured Q,"" and Qkp as a function of V. far different sidewall 
orientations for N,=IO" cmd (T=298K). The analytical dam are 
indicated with domed lines. 
1.0EM5 i.OE.L?6 I.E+07 
Effective field E, (Vlcm) 
Fig. 6: Experimental kn data as a function o f  ESa. The {loo} dam is in 
good agreement far high Em with the widely used universal mobility 
C U N ~  for planar MOSFETs [IO] on (100) surfaces. 
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Fig. 7: Experimental (symbols) and fitted (lines) kn for (100) (top) and 
( I  IO) sidewalls (bonom) with I O ”  mi’ doping. 
The strong temperature dependence of { 100) pen data can be 
attributed to the less dominant role of the temperature 
insensitive surface roughness scattering for the { 100) 
sidewall, which partly explains the higher per values. The 
difference in temperature dependence among different 
orientations for low E,# is due to the increased Coulomb 
scattering for electrons along the { 1 IO}  sidewall. In practice, 
the effect of the orientation on the mobility can be observed 
in the R., data of two 20V vertical trench MOSFETs, 
having the same device geometry and doping profile, as 
shown in Fig. 9 [14]. It shows that the { 100) sidewall device 
has the lowest For V,=W the influence of the 
orientation is largest since kh forms about 70% of the total 
contribution (2 pm pitch). For V,=lOV this reduces towards 
about 60%. 
V. Conclusions 
In this work it was shown that the split CV method is an 
accurate method for determining the effective mobility (pee) 
as a function of the effective field (EeE) in trench MOSFETs. 
Furthermore, the { 100) k n  data approach published data of 
planar MOSFETs for high Eeff and these are higher than the 
{ I  IO) kn data. The kn(EeE,T) behaviour can be explained 
with generally accepted scattering models for the entire range 
of E,n. It is shown that the { 100) k n  is the highest because 
of better intrinsic properties and interface quality. The results 
are important for the optimisation of trench power devices. 
’\ 
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Fig. 8. Measured effective mobility k“ as a function of temperature T 
for Kr=.8 MVIcm. (N,=IO“cm~’). 
0 2 4 6 8 
cell pltch (pm) 
F i g 9  Measured b.on of stripe cell vertical trench-MOSFETs, as a 
function of cell pitch for different orientations and V, The breakdown 
voltage BV,,=2OV for holh devices. Data a e  from [l4]. 
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